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[57] ABSTRACT
A loop transponder for regenerating the code of a fi-
type ranging system is disclosed. It includes a phase
locked loop, a code generator and a loop detector.
The function of the phase locked loop is to provide
phase lock between a received component wk of the
range signal and a replica •&„ of the received com-
ponent, provided by the code generator. The code
generator also provides a replica of the next com-
ponent wk+l. The loop detector responds to wk, wk and
M-'/H-I to determine when the next component »vit+1 is
received and controls the code generator to supply
K^-H to the phase locked loop and to generate a
replica wt4.2 of the next component.
10 Claims, 7 Drawing Figures
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CODE REGENERATIVE CLEAN-UP LOOP range is measured to high resolution but with a time
TRANSPONDER FOR A jt-TYPE RANGING ambiguity equal to the time of one cycle of the highest
SYSTEM frequency component. Then a frequency component at
half the frequency of the preceding component is trans-
OR1G1N OF INVENTION
 5 mjtted and ha,f ^ ambiguity is eijminated. Lower and
The invention described herein was made in the per- lower components or frequencies are transmitted until
formance of work under a NASA contract and is sub- all ambiguities are resolved. In accordance with the
ject to the provisions of Section 305 of the National present invention the clean-up loop of the transponder
Aeronautics and Space Act of 1958, Public Law operates by phase locking on each code component
85-568 (72 Stat. 435; 42 U.S.C. 2457). 10 frequency as it is received by the spacecraft. A
squarewave in phase with the received signal is
BACKGROUND OF THE INVENTION generated and is used to modulate a down-link carrier
The present invention is generally directed to a rang- which is transmitted to Earth. Briefly, the clean-up loop
ing system and, more particularly, to a code regenerat- ,5 determines when the received signal changes from one
ing transponder in a ranging system. code component to the next, makes a binary decision
Ranging systems are used extensively to determine as to the phase of the new code component, and
the range or distance of an object, such as a spacecraft, changes the phase locked loop (PLL) reference signal
from a fixed station on Earth. Typically, the system in- to track the new component.
eludes a transponder in the spacecraft which receives a 20 Tne novel feat"res that are considered characteristic
ranging signal from Earth and retransmits it to Earth. A of this invention are set forth with particularity in the
major drawback of the present transponders is that the appended claims. The invention will best be un-
noise on the received ranging signal and the transpon- derstood from the following description when read in
der's receiver noise modulate the transponder's trans- conjunction with the accompanying drawings,
mitter. Consequently, the down-link transmitted signal 25 BRIEF DESCRIPTION OF THE DRAWINGS
includes, in addition to the ranging signal or code, the
up-link noise and the transponder's receiver noise. Al- FIG. 1 is a multiline waveform diagram, useful in ex-
ternately stated, the received ranging signal, which in- plaining the components of the range signal in a M-type
eludes the range code, transmitted to the spacecraft, ranging system;
and noise on the up-link and the receiver noise modu- 30 FIGS. 2 and 3 are respectively simplified and more
late the down-link transmitter tpgether. Since the trans- detailed block diagrams of the present invention;
ponder's transmitter power is severely limited, the FIG. 4 is a chart of the decision criteria employed in
modulating noise greatly reduces the down-link signal- a lock detector, shown in FIG. 3;
to-noise ratio (SNRX thereby reducing the ranging ac- FIG. 5 is a partial diagram useful in explaining an em-
curacy as well as increasing the time needed to obtain 35 bodiment in which sampling is employed;
the ranging information. These difficulties are expected FIG. 6 is a multiline diagram useful in explaining the
to increase in magnitude as the range of spacecraft on sampling technique; and
future space exploration is expected to increase. FIG. 7 is another partial block diagram useful in
further explaining the code generator shown in FIG. 3.
OBJECTS AND SUMMARY OF THE INVENTION 40
 DESCR,pT,ON QF THE PREFERRED
It is a primary object of the present invention to pro- EMBODIMENTS
vide improvements in ranging systems. Before proceeding to describe the novel clean-up
Another object of the invention is to provide an im- loop reference is first made to FIG. 1 which is a mul-
proved transponder in a ranging system. 45 tiwaveform diagram useful in describing the signal for-
A further object of the present invention is to pro- mat, used in the /^-system. Basically, it consists of
vide a transponder in a ranging system with increased square waves at successively lower frequencies which
down-link SNR without increase in transmitter power. are transmitted sequentially. In lines a-d four different
Still a further object of the present invention is to waveforms of square waves are diagrammed and are
provide a transponder in a ranging system which 50 designated c, through c4 respectively. The frequency /
retransmits a range code received thereby without the of each is one-half the frequency of the waveform
noise which was received by the transponder's receiver designated by the next lower subscript. Thus, fc,
together with the range code, and without the trans- = teffl, fr,= \4ff,, etc. For simplicity the frequencies
ponder's receiver noise. f<-, , fr f . etc., will be referred to as ci, t-2, etc. In
These and other objects of the present invention are 55 practice ci is not transmitted by itself but serves as a
achieved by providing a code regenerative clean-up suppressed subcarrier which is phase modulated by
loop in a transponder which forms part of a binary the other square waves. In lines e,f and g, signal corn-
coded sequential code-component ranging system, ponents \vi, w3 and wt are diagrammed, where
which has been referred to in the literature as the /i- *f±=crc«, >-e., ci is modulated by ct, wa=ci-ca and
systerrr. One article in which such a system is described Wt=c\ • C4-
is entitled "A Binary-Coded Sequential Acquisition In the fj. system the up-link range signal consists of
Ranging System" by W. L. Martin, published in components w2, wa, etc., as shown in line h. In practice,
Proceedings of the Third International Conference in the first component w2 is transmitted to the spacecraft
System Sciences, University of Hawaii, Honolulu, for a time long enough for the clean-up loop to acquire
January 1970. frequency and phase lock on this component. Follow-
In the ^-system, square waves at successively lower ing w2 the transmitter sequentially transmits w3, wt, etc.
frequencies are transmitted sequentially. First the Each of these components is also transmitted for a
3,729,736
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period long enough to enable the novel clean-up loop nected to multiplier 26, i.e., k+\ . Thus the output of
to determine when the receiver signal changes from wk multiplier 27 is wfc+1.
to iVfc+i (where k=2, 3, 4, etc.), make a binary decision The received signal at terminal 10, in addition to
as to the phase of wt+1 and control the phase of the being supplied to detector 21, is also supplied to two
reference signal generated in the loop to track the new 5 correlators A and B which form part of the lock detec-
component. By performing these functions the tor 16. Correlator A correlates the received signal corn-
reference signal, generated in the loop, is a replica of ponent with the algebraic sum of the outputs of mul-
the received signal without the noise received tipliers 26 and 27, i.e., with wk+wk+l and provides an
therewith and without the receiver noise. It is the output S.< to a decision unit 30. Similarly, correlator B
replica signal which is transmitted in the down-link. 10 correlates the received signal component wk with wk—w
Since it is not affected by the up-link noise or receiver *+i, and supplies an output SB to a decision unit 30. The
noise, the down-link SNR is greatly increased without latter, based on the relative polarities of Sx and SB con-
increase in transmitter power. . trols the taps which are connected to the- two mul-
Attention is now directed to FIG. 2 which is a sim- , tipliers and the phase of the waveform, supplied tomul-
plified block diagram of the hovel clean-up loop. tiplier 26.
Therein the received signal plus the up-link noise and The operation of the clean-up loop may best be ex-
the receiver noise is assumed to be received at terminal plained with a specific example. Let it be assumed that
10. Since in many transponders used in space vehicles, the received signal component is w2, i.e., k=2, and that
such as the Mariner-type transponders, the received 20 t*le '9°P IS 'oc^ed to 'his component so that wt is w2
signal is readily available at the output of a hard limiter, and wfc+1 is W3. That is, switch 28a connects tap c2 to
the input at terminal 10 is assumed to be binary. This multiplier 26 and switch 28ft connects c3 to multiplier
simplifies the implementation of the loop and the lock 27. As long as w2 is tracked the polarities of both Sx and
detectors, since products can be realized with Exclu- SB are plus (+). When the next signal component wa is
sive-Or gates, and additions and accumulations can be 25 received the polarity of the output of one of the cor-
achieved with counters. relators remains + and the polarity of the other changes
The input signal at terminal 10 is supplied to a phase to minus (— ). When this occurs the decision unit 30
locked loop (PLL) 12 which is connected to a code controls selector 28 to switch each of switches to the
generator and selector 14. The latter, which may be next tap. Thus multiplier 26 is connected to c3, having
referred to simply as generator 14, supplies the replica 30 been connected previously to c2, and multiplier 27 is
code, whose phase is compared with the received signal connected to c4, since it was previously connected to c3.
phase by the PLL 12. The receiver input signal and Thus the output of multiplier 26 becomes ^3=^,^3. At
signals from generator 14 are used by a lock detector . this point a binary decision has to be made regarding
16 which determines the derived component and its the phase of wa with respect to w3. If SA is + and Sg is — ,
phase which should be supplied to PLL 12 by generator the state of S3 with tap c3 is not disturbed. However, if
14. SB is + and SA is — , it indicates a 180° phase shift
FIG. 3 is a block diagram in which the circuitry dia- between w3 and w3. Consequently, S3 is comple-
grammed in FIG. 2 is shown in greater detail. The PLL mented. The complementation is accomplished simply
12 is shown comprising a phase detector 21, a loop
 4- by inverting flip-flop S3.
filter 22 and a voltage controlled oscillator (VCO) 23. The decision criteria for unit 30 in terms of the
These circuits form part of any known PLL. However, received >v* and the two polarities SA and SB is sum-
whereas in the prior art the output of the VCO is fed marized in the table shown in FIG. 4. Therein it is seen
back to the phase detector, in the present invention the that when both S,, and Sfl have minus polarities, it is in-
feedback signal is an output of the generator 14.
 45 dicated that the received signal is neither wk, wk+, or
The latter comprises a multistage counter 25, a pair — wi+1, and it is assumed that the ground transmitter has
of multipliers 26 and 27, and a selector arrangement, or restarted the ranging procedure by switching back to
simply selector, designated by numeral 28 and w2. This event could also be caused by a system mal-
represented by two switches 28a and 286. The function function.
of the selector 28 is to connect the multipliers 26 and 50 It should be apparent that the determination of the
28 to the proper taps of two appropriate stages of phase relationships between the ck's (ignoring c, in the
counter 25. The latter is shown including 16 stages various tvfc's) correspond to resolutions of the ambigui-
designated S1-S16, for an implementation in which the ties in the range measurement. Clearly the system
last component is wk=Ci -cie. resolution is limited by c,, the highest frequency. As-
When proper lock is obtained the frequencies of the 55 suming that it is 500kHz, the range resolution is to
square wave inputs of stages S1-S16 are c,-c,6 respec- within a fraction of one /u.ec, that fraction depending on
lively, corresponding to the frequency components c,-c the signal-to-noise ratio and duration of measurement.
,6 of the received signal. For this reason the output taps The lower and lower frequencies (c2, c3, etc.,) serve to
of those stages are designated as c,-c,e. resolve all other ambiguities with the period of lowest
Multiplier 26 multiplies C*! by the output of the stage 60 frequency corresponding to the maximum unam-
to which it is connected by switch 28a. Its output which biguous range.
is designed wk, where ft is the stage number to which it The phase detector 21 (see FIG. 3) is assumed to be
is connected, is supplied to the phase detector 21 and of the transition tracking type. Thus, it provides an esti-
. to the down-link transmitter as the replica component mate of the sign of the error each time a transition oc-
6f the range signal. Multiplier 27 multiplies c, by the curs in the replica of the code component being
output of the stage to which it is connected by switch tracked, i.e., in &*, which includes all of the transitions
286. It is connected to the stage following the one con- of c, except when there is also a transition in c*. since
s
' " V
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wt=eyct. For this reason.the input signal is sampled at The arrangement of the code generator 14 shown in
eight times the frequency c\, with every fourth sample FIG. 3 with the switching arrangement 28 is presented
occurring at a transition of ct. Every fourth sample is for explanatory purposed. In practice electronic cir-
used by the phase detector 21 and the three samples cuits are used for the switching arrangement. A simple
between each transition of c, are used by the lock de- 5 block diagram of such an arrangement is shown in FIG.
lector 16. The sampling may be performed by a sam- 7, in which elements like those previously described are
pier connected between input terminal 10 and the designated by like numerals. Therein, numeral 50
phase detector 21. Assuming C| to be 500 kHz, the sam- represents a multistage counter which includes both
pies may be clocked at 4 MHz by a local reference the 3-bit counter 35 and counter 25 of the code genera-
clock, synchronized with ^,. If desired the output of the lo tor. It provides^, and A, through c\6for an embodiment
VCO may be used as the clock and a 3-bit counter, act- in which the last component is wlf=c,-c,e. The outputs
ing as a divider by 8, inserted between the VCO 23 and c3 through c,6 are supplied to a selection logic unit 52.
counter 25, so that the VCO runs at 4 MHz and the Based on the output of a K counter 54, the outputs of
frequency of ct is 500 kHz. two successive stages of counter 50, e.g., c3 and c4, c4
Such an arrangement is shown in FIG. 5 wherein the and c5, etc., are supplied by unit 54 to multipliers 26
3-bit counter is designated by numeral 35. It is con- and 27 as Vk and ck+1. These multipliers are also sup-
nected between the VCO 23 and the code generator plied with c, to produce wk and wk+l. Counter 54,
14. The output of counter 35 is c, and its input which is which consists of four stages when c,6 is the last com-
the output of the VCO 23 is a signal at the sampling ponent (since 24=16), is incremented by each New
frequency of 4 MHz. It is supplied to a sampler 36 Sequence Pulse from the decision unit 30 of the loop
which samples the input signal at terminal 10. The sam- detector 16. Thus counter 54 stores the value k. It is
pies are supplied to a demultiplexer 38, which supplies supplied to a demultiplexer 56 which is supplied with
every three samples to the lock detector 16 and every an invert pulse from the decision unit 30, whenever the
fourth sample to the phase detector 21. Preferably, the
 25 phase of the replica of the component has to be
samples to the phase detector are supplied only when reversed by 180° with respect to the received corn-
there is a transition in wk. To inhibit samples from ponent. Thus the demultiplexer inverts the proper stage
reaching the phase detector when there is no transition of the counter which supplies the new ck. As seen since
in wk, a gate 40 is included. It is enabled only when the wk is delayed by delay 42, a similar delay unit 42a is
output of an Exclusive-OR gate 41 is true. The latter
 30 used to delay wk + t .
receives wk and wk delayed by a delay 42 so that when Summarizing the foregoing description in ac-
there is no transition in wk, the output of Exclusive-OR cordance with the present invention, a clean-up loop
gate 41 is false and therefore gate 40 is closed. for a transponder in a ^.-system is provided. In the /*.-
The operation of the arrangement may be sum- system the range signal is a binary code of sequential
marized in connection with FIG. 6 wherein lines a, b 35 components, each component ck being a square wave
and c represent c,, the output of the VCO 23 and a of a half the frequency of the preceding component.
wk=wa=c,-ca. Line d represents the sample times of The highest frequency component (c,), representing
sampler 36 and line e represents the sample times for the basic system resolution, is not transmitted by itself
the lock detector.16. Lines/and g represent the times but acts as a suppressed subcarrier for the other com-
of the samples at the input and output of gate 40. Line 40 ponents.
h represents the times of the samples which are in- In the clean-up loop a PLL is incorporated together
hibited by gate 40 from reaching the phase detector. with a code generator which generates a replica of each
It should be stressed that the sampling arrangement received code component. The code generator is effec-
provides improved signal-to-noise ratio (SNR) at the lively a multistage counter which is clocked by the out-
cost of added complexity. If however, lower lhan op- 45 pui of the PLL. It includes one slage which provides a
timum SNR can be loleraled, ihe sampling arrange- square wave al ihe highest syslem frequency (c\) and
menl can be simplified by supplying all Ihe samples of successive slages which provide square wave outputs at
the input signal to bolh the phase deteclor 21 and the successively lower frequencies (c»). Based on the
lock detector 16. . received signal component, the code generator
In practice each of the correlators A and B (see FIG. 50 generates a replica of the tracked component and the
3) of the lock detector 16 may be implemented as an succeeding code component. The two replica com-
Up-Down counter. Since each of wk, wk and wk+1 may ponents together with the received code component
be expressed as ±1. w,,±.wk+l is either —2, .0 or +2. are correlated to determine when the next code coin-
When multiplied by w* which is±l, the product is—2, 0 ponent is received and the necessary phase for its
or+2. When the product is 0 the counter content is not 55 replica.
changed, i.e., no counting. One counts up on +2 and Although particular embodiments of the invention
down on —2. Both correlators are reset after each deci- have been described and illustrated herein, it is recog-
sion of unit 30. The resetting may be performed after a nized that modifications and variations may readily
selected number of samples, e.g., 22", are supplied to occur to those skilled in the art and consequently it is
each of the counters. intended that the claims be interpreted to cover such
Such an arrangement represents one example of im- modifications and equivalents,
plementing the loop detector 16. If desired Exclusive- What is claimed is:
OR gates can be used to multiply wk with wk and wk 1. In a /x ranging system of the type in which a range
with wk+l integrate their outputs and use the integra- signal is transmitted from a first location to a second lo-
tion results to determine when a new component of the cation, the range signal consisting of a sequence of
input signal is received, and the required phase of the components, each compartment having a frequency
replica of such a component. which is related to the frequency of a preceding com-
3,729,736
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ponent in said sequence, an arrangement in said second basic carrier frequency, definable as ct, modulated by a
location for generating a replica of each of said com- frequency which is half the frequency of the modurat-
ponents, the arrangement comprising: ing frequency of a preceding component, each corn-
first means for receiving each component of said ponent in the sequence being definable as wk, where
range signal; 5 "'Ar^rc*, where k is an integer not less than 2 up to a
second means, including a phase locked loop and maximum preselected value, an arrangement in said
generating means, the phase locked loop being second location for producing replicas of the corn-
responsive to said range signal and a first signal on ponents of said range signal, the arrangement compris-
a first output line of said generating means for con- lng:
trolling said generating means to provide a replica 10 flrst means for receiving each component wk of said
of the component of said range signal, which is range signal;
being received by said first means, on said first out- second means including phase locked means, respon-
put line, said generating means including a second sive to the s'8nal component received by said first
output line for providing thereon a second signal means, and generator means for providing a
which is a replica of a subsequent component of 15 replica of the received component and a replica of
said range signal, when the replica of the com- a succeeding component in said sequence; and
ponent of the received range signal is on said first third means coupled to said first means and to said
output line'and generator means for sensing the receipt by said
detecting means coupled to said generating means first means of a succeeding component of said
and to said first means for sensing when a sub- 20 range signal.
sequent component of said range signal is received 6 The arrangement as recited in claim 5 wherein
and for controlling said generating means to pro- said generator means includes first and second output
vide a replica of the newly received component of lines' said flrst output line being connected to said
the range signal and a replica of subsequent com- Phase lock means whereby when phase lock is achieved
ponent on said first and second output lines, 25 by said phase locked means, the signals on said first and
respectively second output lines are replicas of the received signal
2. The arrangement as recited in claim 1 wherein component and a succeeding component inlaid
said detecting means is responsive to the component sequence respectively, definable as wk and wk<.,,
replicas on said first and second output lines and the respectively.
received component for sensing when a subsequent 30 7- The arrangement as recited in claim 6 wherein
component is received and for controlling said general- said tnird means are responsive to wk, <*>k and wk+l to
ing means to provide the replica of said subsequently provide an indication when a succeeding component,
received component on said first output line at a phase definable as wk+l, is received and for controlling said
related to the subsequently received component. generator means to provide wk+l and a replica of suc-
3. The arrangement as recited in claim 1 wherein 35 ceeding component definable as ^+2 on said first and
said phase locked loop comprises a phase detector, a second output lines, respectively.
loop filter and a voltage controlled oscillator and said 8 The arrangement as recited in claim 6 wherein
generating means comprises a multistage counter said generator means comprises a multistage counter
clocked by the output of said voltage controlled oscilla- including a stage for providing a sigrjal replica at said
tor, and output means including switching means cou- 40 basic carrier frequency definable as c,, and stages for
pled to two successive stages of said counter selected providing signals at frequencies ck where k is greater
by said switching means in response to control signals than 2 and control means responsive to a control signal
from said detecting means for providing the replicas of from said third means for multiplying c, with the signals
the received component of said range signal and the at a f^e<lu\e"Cy from °ne Stage' deflnable as c*- to Pr°-
succeeding component on said first and second output 45 vide wvfcrc* on said first output line and for multiply-,
lines respectively, said arrangement further including in« c' with the sig%ls at a frequency^frorn^succeeding
means for connecting said phase detector to the output stage' definable as ck+l, to provide wk+t=f l-ck+l on said
of said first means and to said first output line and for second output line.
connecting the output of said phase detector to said 9 The arrangement as recited in clam 8 wlierein
loop filter and the output of said loop filter to said volt- 50 said third means are responsive to wk, wk and wfc+1 to
age controlled oscillator. provide an indication when a succeeding component,
4. The arrangement as recited in claim 3 wherein definable as wk+l, is received^ and for controlling said
said detecting means is responsive to the component generator means to provide w k + l a n d a replica of suc-
replicas on said first and second output lines and the ceeding component definable as tvfc+2 on said first and
received component ibr sensing when a subsequent 55 second output lines, respectively.
component is received und for controlling said general- lo Thc arrangement as recited in claim 9 wherein
ing means to provide the replica of said subsequently said third means comprises first correlator means for
received component on said first output line at :\ phase providing an outout^as a function of the correlation
related to the subsequently received component. between wk and ta+H'n-, and second correlator means
5. In a H-type ranging system wherein a range signal 6(1 for providing an P"tput as a function of the correlation
from a first location is transmitted to a second location, between wk and WV-^ir+i and means for controlling the
one of said location being movable with respect to the control means of said generator means as a function of
other, said range signal including a succession of signal tne outP"ts of said first and second correlator means,
components, each component in the sequence having a * * * * *
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